Warning: file_get_contents(http://ip-api.com/php/216.73.216.170?fields=country,city&lang=ru): failed to open stream: HTTP request failed! in /home/oxbd1tutk6zm/public_html/lib/classes/class.usertagoperations.inc.php(305) : eval()'d code on line 13
EDT MSDV Mezzanine Board. Multi-rate serial digital video interface for DVB-ASI/SMPTE : Zerif Technologies Ltd.

EDT MSDV Mezz – 4x DVB-ASI/SMPTE – Zerif Technologies Ltd.

EDT MSDV Mezzanine board with Xilinx Virtex 5 FPGA

The EDT MSDV is a mezzanine board that pairs with a PCI/e main board for high speed data transfer. Four BNC connectors allow up to four serial multi-rate digital video signals per DVB-ASI/SMPTE protocol. The FPGA is Xilinx Virtex 5 with 1 pps or IRIG-B time code input for a precise time stamp.

Product Data

MSDV Mezzanine with Virtex 5 FPGA for PCI / PCIe supporting DVB-ASI / SMPTE protocol for 4x digital video signals by Engineering Design Team.
MSDV Mezzanine for PCI / PCIe main boards with Xilinx Virtex 5 FPGA: 4x serial multi-rate video signals of DVB-ASI / SMPTE protocol.
MSDV Mezzanine with Virtex 5 FPGA for PCI / PCIe equipped with 4x BNC connectors (DVB-ASI / SMPTE) and 1 pps / IRIG-B time code input by Engineering Design Team.
MSDV Mezzanine for PCI / PCIe main boards with Xilinx Virtex 5 FPGA: 4x BNC connectors and 1x 1 pps / IRIG-B time code input.