Warning: file_get_contents(http://ip-api.com/php/216.73.216.0?fields=country,city&lang=ru): failed to open stream: HTTP request failed! in /home/oxbd1tutk6zm/public_html/lib/classes/class.usertagoperations.inc.php(305) : eval()'d code on line 13
EDT SRXL Mezzanine board. Signal receiver and processor for IF and L-band : Zerif Technologies Ltd.

EDT SRXL Mezzanine board. Signal receiver and processor for IF and L-band – Zerif Technologies Ltd.

EDT SRXL Mezzanine board with IF and L-band signals

The EDT SRXL mezzanine board pairs with EDT PCI/e main boards and receives simultaneous L-band signals between 925 and 2175 MHz and IF between 65 and 225 MHz. Each input is processed with a tunable quadrature down-converter. The resulting baseband I and Q signals are low-pass filtered and digitized with 12-bit precision at programmable sample rates up to 65 MHz. The resulting four channels of digital sample data are available as inputs to the Xilinx Spartan 3 FPGA for signal processing or as a configurable switch matrix to route data to the main board and up to two 4-channel digital down-converter Graychips (GC4016).

Product Data

SRXL Mezzanine board for PCI / PCIe supporting L-band and IF signals equipped with Xilinx Spartan 3 FPGA and Graychips (GC4016) from EDT.
SRXL Mezzanine board for PCI / PCIe: 925 – 2175 MHz L-band signals and 65 – 225 MHz IF signals with Xilinx Spartan 3 FPGA.